


U35JC SCHEMATIC Revision 1.0

<http://hobi-elektronika.net>

BLOCK DIAGRAM

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_ICS9LRS3197
30	EC_IT8570(1/2)
31	EC_IT8570(2/2)KB, TP
32	RST_Reset Circuit
35	Hybrid Switch
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *1
57	DSG_Discharge
58	PW_PROTECT
60	DC & BAT Conn.
61	BT_Bluetooth
62	CMO CMOS CAMERA
63	B TO B Conn
65	ME_Conn & Skew Hole
70	VGA_Madison
80	PW_VCORE
81	PW_SYSTEM
82	PW_I/O_VTT_PCH
83	PW_I/O_DDR& VTT
84	PW_I/O_+1.8VS
85	PW_I/O_+NVDD
86	PW_+VGFX_CORE
88	PW_CHARGER
91	PW_LOAD SWITCH
93	PW_SIGNAL
94	PW_FLOWCHART



PCH_IBEX
GPIO

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	Native	GPIO0	EXT PU	+3VS
GPIO 01	Native	GPIO1	INT PU, EXT PU	+3VS
GPIO [2:5]	Native	PCI_INT[E:H]#	EXT PU	+3VS
GPIO 06	GPI	DGPU_HPD_INTR#_R	INT PU, EXT PU	+3VS
GPIO 07	GPI	USB3_SMI#	INT PU, EXT PU	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	-	EXT PU	+3VSUS
GPIO 10	Native	-	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS_ORG
GPIO 12	Native	-	-	-
GPIO 13	Native	HDA_DOCK_RST#	INT PD	-
GPIO 14	Native	-	-	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	-
GPIO 16	GPO	DGPU_HOLD_RST#	-	-
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT PU	GND
GPIO 18	Native	CLK_REQ1_TV#	EXT PU	+3VS
GPIO 19	Native	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	GND
GPIO 21	Native	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	-	-
GPIO 23	Native	LPC_DRQ#1	INT PU	-
GPIO 24	GPO	USB20_SEL	-	-
GPIO 25	Native	CLKREQ3_NEWCARD#	EXT PU	+3VSUS_ORG
GPIO 26	GPI	CLKREQ4_USB	EXT PD	GND
GPIO 27	Native	VRM_EN	INT PU	-
GPIO 28	GPO	WLAN_ON#	INT PU	-
GPIO 29	Native	ME_PM_SLP_LAN#_PCH	-	-
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS_ORG
GPIO 31	GPI	ME_AC_PRESENT_PCH	EXT PU	+3VSUS_ORG
GPIO 32	GPI	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	EXT PD, INT PU	GND
GPIO 34	Native	GPIO34	EXT PU	-
GPIO 35	Native	SATA_CLK_REQ#	EXT PD	-
GPIO 36	GPO	dGPU_PWR_EN#_GPIO36	-	-
GPIO 37	GPI	DGPU_PRSTNT#	-	-
GPIO 38	GPI	PCB_ID0	EXT PD	-
GPIO 39	GPI	PCB_ID1	EXT PD	-
GPIO 40	Native	-	EXT PU	+3VSUS
GPIO 41	Native	-	EXT PU	+3VSUS
GPIO 42	Native	-	EXT PU	+3VSUS
GPIO 43	Native	-	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS_ORG
GPIO 45	Native	CLK_REQ6#	EXT PD, INT PU	+3VSUS_ORG
GPIO 46	Native	CLK_REQ7#	EXT PU	+3VSUS_ORG
GPIO 47	Native	CLKREQ_PEG#_R	EXT PU/PD	+3VSUS_ORG
GPIO 48	Native	GPIO48	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+3VS
GPIO 51	Native	PCI_GNT1#	INT PU	-
GPIO 52	GPO	dGPU_SELECT#_GPIO52	-	+3VS
GPIO 53	Native	-	INT PU	-
GPIO 54	Native	PCI_REQ3#	EXT PU	+3VS
GPIO 55	Native	PCI_GNT3#	EXT PU, INT PU	+3VS
GPIO 56	Native	CLKREQ_GLAN#	EXT PD	GND
GPIO 57	GPO	BT_ON	-	-
GPIO 58	GPI	SML1_CLK	EXT PU	+3VSUS_ORG
GPIO 59	Native	-	EXT PU (Not used)	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS_ORG
GPIO 61	Native	PM_SUS_STAT#	-	-
GPIO 62	Native	SUS_CLK	-	-
GPIO 63	Native	SLP_S5#	-	-
GPIO 64	Native	CLK_OUT0	INT PD	-
GPIO 65	Native	CLK_OUT1	INT PD	-
GPIO 66	GPO	CLK_OUT2	INT PD	-
GPIO 67	GPO	CLK_OUT3	-	-
GPIO 72	Native	PW_BATLOW#	EXT PU, INT PU	+3VSUS_ORG
GPIO 73	Native	CLK_REQ0#	INT PU	+3VSUS_ORG
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS_ORG
GPIO 75	GPI	SML1_DAT	EXT PU	+3VSUS_ORG

http://hobi-elektronika.net

EC GPIO	Use As	Signal Name
GPIO0	PM_PWR_LED#	
GPA1	0	CHG_LED#
GPA2	0	CHG_FULL_LED#
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	-	ME_AC_PRESENT_EC
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	RCIN#
GPB7	0	PM_RSMRST#
GPC0	0	Clock_select_uc
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EXT_SCI#
GPD4	0	EXT_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HP_EC
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	I	MARATHON#
GPF0	0	-
GPF1	0	VSUS_ON
GPF2	0	VCCP_DV0
GPF3	0	VCCP_DV1
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	I	PCH_SPI_OV
GPG0	I	ME_SusPwrDnAck_EC
GPG1	I	PM_SUSB#
GPG2	-	-
GPG6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	0	GPX_VR_ON
GPH2	0	CHG_EN
GPH3	0	SUSC_EC#
GPH4	0	SUSB_EC#
GPH5	0	NUM_LED#
GPH6	0	CAP_LED#
GPI0	I	VGA_ALERT#
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ALERT#
GPI5	I	CPU_ISENSE
GPI6	I	GPU_ISENSE
GPI7	I	VCORE_CMSET
GPJ0	0	CPU_VRON
GPJ1	0	PM_PWROK
GPJ2	0	VSET_EC
GPJ3	0	ISSET_EC
GPJ4	0	CPU_DV0
GPJ5	0	CPU_DV1

EC
IT8570

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	
SATA4	
SATA5	

USB 0	USB Port (1)
USB 1	Card Reader(2.0)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WiFi/WiMax
USB 9	Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	

SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LV3162BKLF1)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
INA219AIDCNR(CPU)	x1000000 (40)
INA219AIDCNR(VGA)	x1000001 (41)

Device Identification

	CPU Thermal Sensor P/N:	component name
1st	06G073050010	Current/Power Monitor
S		
S		


	Clock Gen P/N:	component name
1st	06G011604010	ICS9LR53197
S		
S		



		Title : CPU(2)_DDR3	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size C	Project Name <div style="text-align: center; font-size: 1.2em; font-weight: bold;">U35JC</div>		Rev 1.0
Date: Friday, April 09, 2010		Sheet 4 of 99	

Unmount if Intel has fixed this issue.


Note: (Clarksfield)Hardware Straps are sampled after BSTIN# de-assertion.







5	4	3	2	1
D				D
C				C
B				B
A				A

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Leon</i>	
Size <i>A</i>	Project Name U35JC		Rev <i>1.0</i>
Date: <i>Tuesday, March 02, 2010</i>		Sheet	<i>14</i> of <i>99</i>

D

D

C


C





B

B

A

A

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: Leon	
Size A	Project Name U35JC		Rev 1.0
Date: Tuesday, March 02, 2010		Sheet	15 of 99









Calpella Clarksfield DDR3 SO-DIMM VREFDQ
Platform Design Guide Change Details

DDR3 Vref

Intel Document Number: 400755



RTC battery



TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HDA_SYNC: Select VCCVIRM 1.5V or 1.8V





414044 Design Guide R1.11 Update: page9
GPIO33:
This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.
Without connecting GPIO33, customers may not be able to override SPI flash contents.

Strap information:

HDA_SPKR: No reboot strap
Low: Disable.
High: Enable


HDA_DOCK_EN#:
1. Flash descriptor security:
Sampled low: override
Sampled high: in effect.
2. GPIO33 low on the rising edge of PWROK,
Will also disable Intel ME.

SPI_MOSI: ITPM strap.
Mount R2015: Enable
Unmount R2015: Disable (default)




TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HDA_SYNC: Select VCCVIRM 1.5V or 1.8V




MoW50 IbeXPeak JTAG requirements:


Stuff for pre-production





ES2 Mount :R2034,R2035,R2036,R2037,R2038,R2039,R2040,R2041,R2014.





MoW36 IbeXPeak JTAG requirements:
ES1 Enable:Mount R2034,R2035,R2036,R2037,R2040,R2041,R2014.
DNI R2038,R2039, (TDO)
ES1 Disable:Mount R2040,R2041,R2014.
DNI: others.





DG R1.1,page 43:
The pull-up resistor value for SML0DATA and SML0CLK has been updated from 4.7 K ±5% to 2.2 K ±5% to support 400-kHz bus speed





P27, Disabled ; VCCLAN connected to GND



ME PWROK,ME AC PRESENT: reserved for test.

Power failure solution (S0-->G3,S5-->G3):

PM_PWROK,PM_RSMRST#: previous platform solution.
ME_PWROK,ME_AC_PRESENT: reserved for test.

09'MoW04:
Optional if ME FW is
Ignition FW

PM_PWROK_PCH

PM_RSMRST#_PCH

ME_AC_PRESENT_PCH

R2269 1 2 10KOhm
D2205 2 1 SS3S55P1

R2270 1 2 10KOhm
D2206 2 1 SS3S55P1

R2275 1 2 10KOhm
D2207 2 1 SS3S55P1

D2202
2 1 3

BAT54CW

D2203
2 1 3

BAT54CW

D2207: Prevent EC drive high,
SUS_PWRGD sink low in S5-->G3.

SUS_PWRGD 30,58,81

R2281 1 2 10KOhm
R2274 2 1 10KOhm
R2273 2 1 10KOhm

~3VSUS_ORG



10KOhm


GND

PM_PWROK 30

PM_RSMRST# 26,30

ME_AC_PRESENT 30






GNT0#,GNT1#: Boot BIOS Strap.

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK.




GNT3#: A16 swap override Strap/
Top-Block swap override jumper


Low=Enabled A16 swap override/
Top-Block swap override


High=Default






<http://hobi-elektronika.net>








[G50J] FM2010,GAME LED,



Layout note:



The oc and uc pin of ASM8272 are open drain in next version.

Layout note:



VDD_ICS: 5pin --> 0.1uF to each pin
put it at pin15,18

Layout note:


VDD_ICS: 5pin --> 0.1uF to each pin
put it at pin1,17,24

Layout note:


VDD_3.3_ICS: 5pin --> 0.1uF to each pin
put it at pin5,29



R1.10-12




R1.10-11



For ExpressGate & P4G

Note:
EXT_SMI#, EXT_SCI#, PU power plane
depend on ICH9 GPIO.



For EC Hardware

I/O Base Address



Share Memory

Note: It can be programmed

Note: Default Int. Pull-Low


B3045: For Xtal measurement

Keyboard



Layout note:
For U33JT ESD, place near J3103

Touch-Pad Conn.




UL30JT, UL33JT colay for ME request.

IF=5mA
VF Min. 2.55V
VF Max. 3.25V
ICH9 Sink
Current Max
6mA


WireLess/BT LED

IF=5mA
VF Min. 2.55V
VF Max. 3.25V




WirelessLAN & Bluetooth Status LED

南橋只能sink 6mA



Layout note:
For UL30JT ESD, place near J3102

Thermal Policy








D












<http://hobi-elektronika.net>

LPC Debug Port









PHILIP PMBS3904
Please in the center of CPU socket.

CPU_THRM_DA 10mil trace

C5001 2200PF/50V

CPU_THRM_DC 10mil trace

3V5

C5007 0.1uF16V

R1.3,item B8

U5002

VCC SMBCLK 8

DYN SMBDATA 7

3 4

5 6

7 8

THERM# ALERT#

G781 GND

O/D CPU_THERM# 32

SMB1_CLK_S 28,74

SMB1_DAT_S 28,74

SMBUS addr=1001100x (98)
U5002: Remote(Local) thermal sensor,use remote mode.

C5002 put besides J5001.4

Remove diode(+5Vs to GND) for using 4-wires PWM FAN.

30 FAN_PWM

30 FAN0_TACH

R5001 10KOhm

C5002 10UF/10V

C5003 100PF/50V

C5004 100PF/50V

J5001

4 SIDE2

3

2

1 SIDE1

6


5

W5B_CON_4P


12G1700004B



R2.0 12G update Footprint

HDD (1st)




USB ports





POWER GOOD DETECTOR



D



B


- A

Layout note:
Battery connector colay for UL30JT & U33JT.



The diagram illustrates the layout of two battery connectors, J6002 and J6003, relative to a component. J6002 is a 4mm wide connector, and J6003 is a 2mm wide connector. The I/O direction is indicated by arrows pointing right.


A

A




<http://hobi-elektronika.net>
Camera Module & Mic.







For EMI close to connector



A/D connector




EMI spring for U33JT




Screw Hole & SMT Nut


FAN NUT





GPU






CPU




固定孔





5/5换成B7T9的screw hole



PAD: B7T7



PAD: B9T9



D

C

B

A

Title

<Title>


Size
A


Document Number
U35JC


Rev	1.0
-----	-----

Date:	Tuesday, March 02, 2010	Sheet	68	of	99
-------	-------------------------	-------	----	----	----



PCIEB_RXN[7:0] 3
PCIEB_RXP[7:0] 3
PCIEG_RXN[7:0] 3
PCIEG_RXP[7:0] 3










LVDS



HDMI




DP1



Remove External Thermal Sensor

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	NVGM
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABL
5	OUT	HIGH	NVDD VID 0
6	OUT	HIGH	NVDD VID 1
7	OUT	HIGH	FBVDD VID 0
8	IN/OUT	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	HIGH	FBVREF SELECT
11	OUT	HIGH	SLT SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL 0
14	OUT	HIGH	PS CONTROL 1









GPU_VID_0	+VGA_VCORE_0
L	0.9V
H	1.1V

N10M-GS (N53)

GPU_VID_1	GPU_VID_0	+VGA_VCORE_0
H	L	1.0V
L	H	0.85V
L	L	0.8V

GPU_VID0	GPU_VID1	+VGA_VCORR
H	H	
H	L	1V
L	H	0.85V
L	L	0.8V





D

C

B

A

Title

<Title>

Size
A


Document Number
U35JC

Rev	1.0
-----	-----


Date:	Tuesday, March 02, 2010	Sheet	77	of	99
-------	-------------------------	-------	----	----	----

CPU_DV0	CPU_DV1	+V CORE
L	L	VID - 24.8mV
L	H	VID - 19.2mV
H	L	VID - 5.6mV
H	H	VID

DYNAMIC_VCORE_DV	+V CORE
L	VID
H	VID+ 40mV (when Vid=1.0V)




<http://hobi-elektronika.net>




Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.96A$	1.I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.96A$
2. Ripple Current: $I_{rip} = 2.61A$	2.Ripple Current: $I_{rip} = 1.55A$
3. Ripple Voltage: $ESR/1 = 45mohm$ $V = 117.45mV$	3.Ripple Voltage: $ESR/1 = 45mohm$ $V = 69.75mV$
4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36mohm$	4.Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36mohm$
5.MOSFET Spec:	
H-side MOSFET: FDMC8884	
$R_{ds}(ON) = 30mohm$	$(V_{gs} = 4.5 V)$
$I_{cont} = 9A$	$(T = 25 ^\circ C)$
$I_{peak} = 15A$	$(Pause = 10 us)$
L-side MOSFET: FDMC8884	
$R_{ds}(ON) = 30mohm$	$(V_{gs} = 4.5 V)$
$I_{cont} = 9A$	$(T = 25 ^\circ C)$
$I_{peak} = 15A$	$(Pause = 10 us)$

Controller	
+5VSUS:	+3.VSUS
1. Voltage & Current: +5VSUS: 5V / 4A	1.Voltage& Current: +3VSUS: 3.3V / 4A
2. Frequency: F=300KHZ	2.Frequency: F=375KHZ
3. OCP:	3.OCP:
Set R8116=357 Kohm Iocp=5uA"/Rocp"/10"/Rds(on) Iocp=6A	Set R8109=357KOhm Iocp=5uA"/Rocp"/10"/Rds(on) Iocp=6A
4. Soft start time: The Soft Start duration is 2ms	
5.Inrush Current: C total = 100 uF I inrush=C"/Vout"/SS_time I inrush= 0.25 A	4.Inrush Current: C total = 100 uF I inrush=C"/Vout"/SS_time I inrush= 0.165 A



<http://hobi-elektronika.net>



VCCP_DV0	VCCP_DV1	+VTT_CPU
L	L	1.000V
L	H	1.016V
H	L	1.0375V
H	H	1.0535V

Figure 10 shows the pin connections for the TPC28T module. The connections are as follows:

- PT8215 to TPC28T: +5VS_T
- PT8217 to TPC28T: VCCP_DW0
- PT8219 to TPC28T: VCCP_DV1
- PT8216 to TPC28T: +1.05VS
- PT8201 to TPC28T: +VTT_CPU VO
- PT8202 to TPC28T: +VTT_CPU VO
- PT8203 to TPC28T: +VTT_CPU
- PT8204 to TPC28T: +1.05VS
- PT8206 to TPC28T: GND
- PT8205 to TPC28T: +VTT_PCH
- PT8206 to TPC28T: GND
- PT8207 to TPC28T: GND
- PT8208 to TPC28T: +VTT_CPU VO
- PT8209 to TPC28T: +VTT_CPU VO
- PT8210 to TPC28T: +VTT_CPU
- PT8211 to TPC28T: +VTT_PCH
- PT8212 to TPC28T: +VTT_PCH
- PT8213 to TPC28T: GND
- PT8214 to TPC28T: GND

Power stage

+VTT_CPU:

1. **IP Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.33A$
2. **Ripple Current:**
 $I_{rip} = 9.18A$
3. **Ripple Voltage:**
 $ESR/2 = 7.5m\Omega$
 $V = 68.85mV$
4. **Inductor Spec:**
 $I_{sat} = 29.1A$
 $I_{dc} = 26A$
 $DCR = 1m\Omega$
5. **MOSFET Spec:**
H-side MOSFET: RJK0355DPA

 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 μs)

L-side MOSFET: RJK0353DPA

Rds(ON)=7.6mohm (**Vgs=4.5 V**)
I cont = 35A (**T=25 °C**)
I peak =140 A (**Pause =10 us**)


Controller

+VTT_CPU:

1. Voltage & Current:
+VTT_CPU: 1.05V / 15A
2. Frequency:
F=300KHZ
3. OCP:
Set R8202=4.99 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 26A$
4. Soft start time:
The SS duration is 1.35ms
5. Inrush Current:
C total = 440 uF
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.342 A$

<Variant Name>





Power stage

DDR III:

1. I/P Current:
 $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 2.22A$

2. Ripple Current:
 $I_{rip} = 4.62A$

3. Ripple Voltage:
 $ESR / 1 = 15mohm$
 $V = 69.3mV$

4. Inductor Spec:
 $I_{sat} = 12.7A$
 $I_{dc} = 9.5A$
 $DCR = 8.5mohm$

5. MOSFET Spec:
H-side MOSFET: **RJK0355DPA**

$R_{ds}(ON) = 16.5mohm$	$(V_{gs} = 4.5 V)$
$I_{cont} = 30A$	$(T = 25 ^\circ C)$
$I_{peak} = 120 A$	$(Pause = 10 us)$

L-side MOSFET: **RJK0355DPA**

$R_{ds}(ON) = 16.5mohm$	$(V_{gs} = 4.5 V)$
$I_{cont} = 30A$	$(T = 25 ^\circ C)$
$I_{peak} = 120 A$	$(Pause = 10 us)$


Controller

DDR III:	
1. Voltage & Current:	1. Voltage & Current:
+1.5V: 1.5V / 10A	+0.75V: 0.75V / 1A
2. Frequency:	
F=300KHZ	
3. OCP:	
Set R8302=12 Kohm	
locp=Rocp*20uA/Rds(on)	
locp=14.3A	
4. Soft start time:	
The Soft Start duration is 1.35ms	
5. Inrush Current:	
C total = 220 uF	
I inrush=C*Vout/SS_time	
I inrush= 0.244 A	

VCCP_DV0	VCCP_DV1	+1.5V
L	L	1.428V
L	H	1.451V
H	L	1.478V
H	H	1.500V

[illegible]

<http://hobi-elektronika.net>
+1.8VS POWER SUPPLY



+1.8VS @ 2A

1. Supply Voltage:
VIN = 3.3V (2.6V ~ 5.5V)
2. Supply Voltage:
VOUT = 1.8V / 2A
3. Current Limit:
I limit = 3.2A
4. Continue Current:
I cont = 1A
5. Feedback Voltage:
VFB = 0.8V
6. Switching Frequency:
Rrt = 330 Kohm
Fsw = 1000KHz

PT8404 TPC28T
+1.8VS_PWRGD 1

PT8400 TPC28T
+1.8VO 1


PT8401 TPC28T
+1.8VS 1

PT8402 TPC28T
GND 1

PT8403 TPC28T
GND 1

<Variant Name>

ASUS		Title : POWER_I/O_+1.8VS	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size B	Project Name U35JC		Rev 2.00
Date: Friday, April 09, 2010	Sheet	84	of 99



Power stage

NVDD:

1. I/P Current:
 $I_{in} = V_o / I_o (0.75 \times V_{in}) = 2.11A$
2. Ripple Current:
 $I_{rip} = 6.4A$
3. Ripple Voltage:
 $ESR/2 = 7.5m\Omega$
 $V = 48mV$
4. Inductor Spec:
 $I_{sat} = 26A$
 $I_{dc} = 17.5A$
 $DCR = 4.2m\Omega$
5. MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds}(ON) = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
L-side MOSFET: RJK0353DPA
 $R_{ds}(ON) = 7.6m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25^\circ C$)
 $I_{peak} = 130A$ (Pause = 10 us)

Controller

NVDD:

1. Voltage & Current:
+NVDD: 0.95V / 15A
2. Frequency:
F=300KHZ
3. OCP:
Set R8504=7.5 Kohm
 $I_{OCP} = R_{OCP} \cdot 20 \mu A / R_{DS(on)}$
 $I_{OCP} = 20A$
4. Soft start time:
The Soft Start duration is 1.35ms
5. Inrush Current:
C total = 440 uF
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.310 A$

MCP_CORE_VID0	MCP_CORE_VID1	+NVDD
H	H	1.03V
L	H	1.03V
H	L	1.03V
L	L	0.85V

MCP_CORE_VID0	PT8511	TPC28T	1	PT8503	TPC28T	1
				+NVDD		
MCP_CORE_VID1	PT8513	TPC28T	1	PT8504	TPC28T	1
				+NVDD		
GPU_PWRON_1.8VSG & 3.3VSG	PT8510	TPC28T	1	PT8500	TPC28T	1
				+NVDD		
NVDD_PWRGD	PT8509	TPC28T	1	PT8507	TPC28T	1
				+NVDD_VO		
NVDD_SENSE	PT8512	TPC28T	1	PT8508	TPC28T	1
				+NVDD_VO		
				PT8501	TPC28T	1
				GND		
				PT8502	TPC28T	1
				GND		
				PT8505	TPC28T	1
				GND		
				PT8506	TPC28T	1
				GND		

<Variant Name>




ASUSTeK COMPUTER INC. NB1

Engineer: *Morris/Sting*

Size	Project Name	Re
------	--------------	----

Custom	U35JC	2.0
--------	--------------	-----




Power stage
+VGFX: 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.22A$ 2. Ripple Current: $I_{rip} = 7.28A$ 3. Ripple Voltage: $ESR/2 = 7.5mohm$ $V = 54.6mV$ 4. Inductor Spec: $I_{sat} = 26A$ $I_{dc} = 17.5A$ $DCR = 4.2mohm$ 5. MOSFET Spec: H-side MOSFET: RJK0355DPA $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25^\circ C$) $I_{peak} = 120A$ (Pause = 10 us) L-side MOSFET: RJK0353DPA $R_{ds(ON)} = 7.6mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 35A$ ($T = 25^\circ C$) $I_{peak} = 140A$ (Pause = 10 us)

Controller
+VGFX: 1. Voltage & Current: +VGFX: 1V / 15A 2. Frequency: $T_{on} = 241ns$ $R_{ton} = 150kohm$ $F_{sw} = 277KHz$ 3. OCP: $V_{ocset} = V_{CC} \cdot R_{8612} / (R_{8602} + R_{8612}) = 3.844V$ $I_{max} = V_{ocset} / (40 \cdot DCR) = 21A$ 4. Soft start time: The Soft Start duration is 0.75ms ($C_{ss} = 10nF$, $SOFT = 1.5V$) 5. Inrush Current: $C_{total} = 440uF$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.587A$ 6. Load Line: DROOP = 7mohm

PT8623 TPC28T	PT8603 TPC28T	
VSS_AXG_SENSE	+VGFX_CORE_1	
PT8625 TPC28T	PT8604 TPC28T	
VCC_AXG_SENSE	+VGFX_CORE_1	
PT8621 TPC28T	PT8600 TPC28T	
GFX_PWRGD	+VGFX_CORE_1	
PT8626 TPC28T	PT8609 TPC28T	PT8610 TPC28T
GVR_PWR_MON	+VGFX_CORE_Vp	GVR_VID6
PT8619 TPC28T	PT8602 TPC28T	PT8611 TPC28T
P_VGF_EN	+VGFX_CORE_Vp	GVR_VID1
PT8617 TPC28T	PT8601 TPC28T	PT8612 TPC28T
P_VGFX_EN_B_10	+VGFX_CORE_Vp	GVR_VID2
PT8620 TPC28T	PT8606 TPC28T	PT8613 TPC28T
GFX_VRON_PWR	GND	GVR_VID3
PT8622 TPC28T	PT8605 TPC28T	PT8614 TPC28T
GFXVR_DPRSLPVR	GND	GVR_VID4
	PT8607 TPC28T	PT8615 TPC28T
	GND	GVR_VID5
	PT8608 TPC28T	PT8616 TPC28T
	GND	GVR_VID6

Variant Name		Title : POWER +VGFX_CORE	
ASUS		Engineer: MorrisSting	
Size	Project Name	Size	Rev
Custom	U35JC	2.00	
Date: Friday, April 09, 2010	Sheet	86	of 99




Charger IC and EC Code correlation sheet :

Charger MAX8725 => EC CODE : 200

Charger MAX17015 => EC CODE : 201

Charger MB39A132 => EC CODE : 202




ASUS Title : **CHARGER_202**

ASUSTek COMPUTER INC. NBS Engineer: **Morris/Sting**

Size	Project Name
Custom	U35JC




SUSB#_PWR POWER



81,82,84 SUSB#_PWR

<http://hobi-elektronika.net>

SUSC#_PWR POWER



81,83 SUSC#_PWR

PT9100	TPC28T	PT9104	TPC28T
+1.5VS	1	+3V	1
PT9101	TPC28T	PT9105	TPC28T
+3VS	1	+5V	1
PT9102	TPC28T	PT9106	TPC28T
+5VS	1	+12V	1
PT9103	TPC28T		
+12VS	1		

Total count: 27 pcs

<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size B	Project Name U35JC	Rev 2.00	
Date: Friday, April 09, 2010	Sheet 91	of 99	

D

C

B

A

Title

<Title>

Size
A

Document Number
U33JC


Rev	1.1
-----	-----

Date:	Friday, April 09, 2010	Sheet	92	of	99
-------	------------------------	-------	----	----	----



<Variant Name>


		Title : POWER_SIGNAL	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size	Project Name		Rev
Custom		U33JC	1.1
Date: Friday, April 09, 2010		Sheet	93 of 99




Rev	Date	Description
1.00	01/08 '2010	First Release!
1.10	01/20 '2010	01. Swap Debug Connect, page 44 02. Modify circuit for AZWAVE/INTEL WIFI minicard, page 61 03. Mount EDID resistor fro MODS, R3532, R3533, R3590, R3591, page 35 04. Check Strap[0,1,2] setting for MP GPU, page 72
	01/22 '2010	05. Remove LVDS_GPU_SW/SW#, remove R3564, R3567, R3571, R3596, Q3552, page 35 06. Change CPU_DV0/CPU_DV1 to GPJ4/GPJ5, page30 07. Change VCCP_DV0/VCCP_DV1 to GPF2/GPF3, page30 08. Change MARATHON# to GPE7, page30
	01/27 '2010	09. Change LVDS CONN, page45 10. Check thermal sensor on PR, page50 11. XTAL 14.318MHz C2913, C2914 to 18PF, page29 12. Refer K72F to modify ICS9LV3162B circuit, page 29 13. XTAL 27MHz C7308, C7309 to 27PF, page73 14.Change CLK_OC to Clock_select_uc, page 30 15.Change EC GPG2/GPG6 from CLK_STRAP[0,1] to T3019/T3020, paage 30 16.Change EC GPE5 from CLK_OC to T3021, paage 30

[M61JA] R1.0 => R1.1

1. Follow E.E RC delay
+5v R9107 100K change to 68K
+3v R9106 200K change to 121K
+1.5v R8306 49.9K change to 68K
+5VS R9104 200K change to 68K
+3VS R9103 200K change to 121K
+1.8VS R8401 33.2K change to 121K
+1.5VS R9102 470K change to 390K
+1.05VS R8252 39K change to 200K
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- 2.VR_VID0~2 pull high 1K VR_VID6 pull low 1K.
- 3.U8401 RT8015A change to RT8015B
- 4.Reserve GVR_VID0~VID6 pull high and low resistor R8627~R8633
- 5.Reserve R8517~R5720 pull high & pull low risistor for MCP_CORE_VID
- 6.page86 component option change to ARD (CFD no stuff)
- 7.R8004 option change to CFD & R8049 change to ARD(For IMON)
- 8.Change RN8801A RN8801B(layout request)
- 9.R8517 R8519 change to stuff
- 10.R8406 13K change to 12K
- 11.CE8005 no stuff , CE8007 stuff
- 12.C8403 C8406 size 0603 change to 0805
- 13.R8213 R8305 ohm change to 2.2 ohm
- 14.R8621~R8633 stuff 1K ohm
- 15.R8512 change form 200K to 33K ohm
- 16.VTT_PCH component option change to CFD
- 17.Delete U8502 & GPU_PWRON signal change to GPU_PWRON_1.8VSG_&_3.3VSG
- 18.L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V , C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- 19.R8057 change form 10K to 2.05K
- 20.Add Q8007 & Q8008 form thermal issue

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size Custom	Project Name U35JC		Rev
Date: Friday, April 09, 2010		Sheet	96 of 99





M52J Power-On Sequence Timing Diagram Rev.0.31

